

7 EAST Browser - L6: (7) cam and clas... | US 6542391 | Tag: S | Doc: 7/7 | "Full" 1/89 (Total images 89)

File Edit View Tools Window Help

US 6542391 B2 | Tag: S | Doc: 7/7

	Document ID	Kind Codes	Source	Issue Date	Pa
1	US 20040100811		US-PGPU	20040527	91
2	US 20030123270		US-PGPU	20030703	91
3	US 20020161969		US-PGPU	20021031	89
4	US 20020129198		US-PGPU	20020912	86
5	US 20020075714		US-PGPU	20020620	91
6	US 6711041 B2		USPAT	20040323	86
7	US 6542391 B2		USPAT	20030401	89

Details Text Image HTML

L6: (7) cam and clas... | US 6542391 | Tag: S | Doc: 7/7 | "Full" 1/89 (Total images 89)

Anal

US 6542391 B2

United States Patent  
Perera et al.

(12) Patent No.: US 6,542,391 B2  
(51) Date of Patent: Apr. 1, 2003

CONTENT ADDRESSABLE MEMORY WITH  
CONFIGURABLE CLASS-BASED STORAGE  
PARTITION

(75) Inventors: Jose R. Perera, Cupertino, CA (US);  
Veronika R. R. Perera, Los Altos  
Hills, CA (US)

(73) Assignee: NetScout Microsystems, Inc., Mountain  
View, CA (US)

(\*) Notice: Subject to any disclaimer, the term of this  
patent is extended or adjusted under 35  
U.S.C. 154(d) by 0 days.

(21) Appl. No.: 09/946,633

(22) Filed: Aug. 27, 2002

(65) Prior Publication Data  
US 2002/007714 A1 Jan. 30, 2003

Related U.S. Applications Data

(63) Continuation-in-part of application No. 08/594,642, filed on  
Feb. 8, 2000, now Pat. No. 6,154,071, and a continuation-  
in-part of application No. 08/594,642, filed on Feb. 8, 2000,  
and a continuation-in-part of application No. 08/594,642,  
filed on Feb. 8, 2000, and a continuation-in-part of applica-  
tion No. 08/594,642, filed on Feb. 14, 2000, and a contin-  
uation-in-part of application No. 08/594,642, filed on Feb. 14,  
2000, and a continuation-in-part of application No. 08/594,  
642, filed on Feb. 14, 2000, and a continuation-in-part of  
application No. 08/594,642, filed on Feb. 14, 2000, and a  
continuation-in-part of application No. 08/594,642, filed on  
Feb. 14, 2000.

(57) Abstract

A content addressable memory (CAM) device having a  
plurality of CAM blocks and a class selection circuit. Each  
of the CAM blocks includes an array of CAM cells to store  
data words having a width determined according to a  
configuration value. The block selection circuit includes an  
input to receive a class code and circuitry to output a  
plurality of select signals to the plurality of CAM blocks.  
Each of the select signals selectively enables a respective  
one of the plurality of CAM blocks from participating in a  
compare operation according to whether the class code  
matches a class assignment of the CAM block.

(52) Classifications

Int. Cl.<sup>7</sup> G11C 1/00  
U.S. Cl. 365/40; 365/102.07; 365/230.03  
(58) Field of Search 365/40, 180/07,  
365/230.07, 230/08, 230/03

(56) References Cited


U.S. PATENT DOCUMENTS  
3,257,846 A 6/1968 Red.  
3,353,130 A 1/1969 Red. C1  
(List continued on next page.)

OTHER PUBLICATIONS

Kan Reddy and Andrew Rowley, "High-Performance  
CAMS for 10 Gbps and Beyond," *Optical Internet Confer-  
ence (OIC)* 2002, Mar. 27, 2002, pp. 147-154.  
& Diering and B. Haden, "Ternary Perceptron, Version 6  
(TP6) Specification," Network Working Group Request for  
Comments 3460, Dec. 1998, pp. 1-36.  
"INTELIX Search Engine, Version 1.0," Last Retrieved,  
Inc., pp. 1-128 downloaded Apr. 4, 2001 from URL: <http://www.intelixa.com>.  
(List continued on next page.)

Primary Examiner: Tracy Zhang  
Assistant Examiner: Tracy Le  
(74) Attorney, Agent, or Firm: Starnes &  
Conway LLP

ABSTRACT



83 Claims, 87 Drawing Sheets

Details Text Image HTML Full